28/02/2023
Check out these most asked AHB Protocol interview questions, kindly go through these questions if you are applying or preparing for interview:
1. How AHB is pipelined Architecture?
2. The specification recommends that only 16 wait states are used. What should you do if more than 16 cycles are needed?
3. Why is a burst not allowed to cross a 1-kilobyte boundary?
4. Can an AHB master be connected directly to an AHB slave?
5. What is the state of the AHB signals during the reset?
6. Can a BUSY transfer occur at the end of a burst?
7. What is a default slave?
8. Is a default slave really necessary?
9. Is a dummy master really necessary?
10. Is it specified that HPROT, HSIZE and HWRITE remain constant throughout a burst?
11. What default state should be used for the HREADY and HRESP outputs from a
slave?
12. Is HREADY an input or an output from slaves?
13. How many masters can there be in an AHB system?
14. Can a master change the address/control signals during a waited transfer?
15. When a master rebuilds a burst which has been terminated early are there any
limitations on how it rebuilds the burst?
16. What is the recommended default value for HPROT?
17. Do all slaves have to support the BUSY transfer type?
18. What system support is required if a slave can be powered down or have its clock
stopped?
19. When can Early Burst Termination occur?
20. Does the address have to be aligned, even for IDLE transfers?
Follow us on our telegram group to get the latest job opening updates - https://t.me/vlsijobaspirants
Unlock your full potential in the VLSI job market with the VLSI Job Aspirants Telegram channel. Get exclusive access to regularly updated interview tips, the latest job openings, and insider interview question strategies to help you land your dream job.