Tutorial 2 highlights :
# MIPS register convention - $v0~$v1 ; $a0~$a3 ; $t0~$t7 ; $s0~$s7 ; $t8~$t9 ; $sp ; $ra
# Memory - Data, Instruction, Stack
# Memory type - Big-endian (e.g. MIPS) or Little-endian
# Register is different from Memory/Cache. (Although all of them can be used for storage)
# MIPS program example - Looping by using counter, stop condition, base address ...
ELEC2300.2017_18Fall
ELEC2300 Computer Organization
About MIPS with Assembly Languages, Single-cycle processor, Multi-cycle Pipelined processor, Memory (Cache) and more ...
A lab partner is randomly assigned for you if you have not registered before. Details can be found in the Canvas (http://canvas.ust.hk) [ Modules -> Lab -> 17F2300_Lab_Teams_LA1.pdf or 17F2300_Lab_Teams_LA2.pdf ]
If you have registered already, please also check your team details.
eLearning Systems Authentication Service Remember to Logout - It is important to log out and close all your web browser windows when you finish using services that require authentication.
20/09/2017
Homework 1 is released in Canvas! (http://canvas.ust.hk) Check it out in the Assignment.
eLearning Systems Authentication Service Remember to Logout - It is important to log out and close all your web browser windows when you finish using services that require authentication.
Tutorial 1 highlights :
# MIPS instructions formats : R-type, I-type, J-type
# All arithmetic and logical operations can be done with registers and immediate numbers only, NOT directly on data memory.
# LW/SW instructions are used to transfer the contents between data memory and registers.
# All real instructions are 1-word (32bits / 4bytes)
# Pseudo instructions are converted by the compiler into real instruction(s). e.g. bge/ble/blt/bgt=slt+beq/bne
. .
18/09/2017
Lab location by "pathadvisor" [http://pathadvisor.ust.hk/?roomno=4225C]
18/09/2017
Click here to claim your Sponsored Listing.